Filing Date: August 18, 2003

Dkt: 1376.697US1

Title: DECOUPLING OF WRITE ADDRESS FROM ITS ASSOCIATED WRITE DATA IN A STORE TO A SHARED MEMORY IN A MULTIPROCESSOR SYSTEM (As Amended)

IN THE SPECIFICATION

Please amend the paragraph beginning on page 1 at line 5, as follows:

This application is related to U.S. Patent Application No. 10/643,744, entitled "Multistream Processing System and Method", filed on even date herewith; to U.S. Patent Application No. 10/643,577, entitled "System and Method for Processing Memory Transfers", filed on even date herewith; to U.S. Patent Application No. 10/643,586, entitled "Decoupled Scalar/Vector Computer Architecture System and Method (as amended)", filed on even date herewith (now U.S. Patent 7,334,110 issued February 19, 2008); to U.S. Patent Application No. 10/643,585, entitled "Latency Tolerant Distributed Shared Memory Multiprocessor Computer", filed on even date herewith; to U.S. Patent Application No. 10/643,754, entitled "Relaxed Memory Consistency Model", filed on even date herewith; to U.S. Patent Application No. 10/643,758 entitled "Remote Translation Mechanism for a Multinode System", filed on even date herewith; and to U.S. Patent Application No. 10/643,741, entitled "Multistream Processing Memory-And Barrier-Synchronization Method and Apparatus", filed on even date herewith, each of which is incorporated herein by reference.